Principal Design Engineer responsible for driving high-performance and high-bandwidth designs, working on IP microarchitecture, RTL design, synthesis, SOC integration, and collaborating with cross-functional teams for implementation and verification.